# Keysight 1GC1-8290

DC - 12 GHz Multi-Modulus Packaged Prescaler

1GC1-8290-BLK 7" diameter reel/500 each 1GC1-8290-TR1 bubble strip/10 each

Data Sheet



## Features

- Multi-modulus (ECL selectable) divide by 1,2,4,8, or 16
- Input frequency range:
   0.1 to 12 GHz (sinewave input)
   DC to 12 GHz (squarewave input)
- High input power sensitivity:
  On-chip pre- and post-amps
  -20 to +10 dBm (Typ. 0.5 to 6 GHz)
  -15 to +10 dBm (Typ. 6 to 10 GHz)
  -10 to +5 dBm (Typ. 10 to 12 GHz)
- $\begin{array}{l} \ \, {\rm Dual-mode} \ P_{\rm out} ; \\ 0.0 \ {\rm dBm} \ [0.5 \ V_{\rm p-p}] \ @ \ 96 \ mA \\ + 6.0 \ {\rm dBm} \ [1.0 \ V_{\rm p-p}] \ @ \ 118 \ mA \end{array}$
- Low phase noise:
  - -153 dBc/Hz @ 100 kHz offset
- Positive or negative single supply bias operation
- Wide bias supply range:4.5 to 6.5 volt operating range
- Differential I/O with on–chip  $50~\Omega$  matching
- Available in RoHS compliant, 20 pin 4 mm x 4 mm QFN SMT package with integral heat sink



# Description

The 1GC1-8290 GaAs HBT MMIC prescaler offers broadband frequency translation for use in communications and EW systems incorporating high-frequency PLL oscillator circuits and signal-path down conversion applications. The prescaler provides multiple-modulus division and input signal pass-through capability as well as a large input sensitivity window, and low phase-noise. The 1GC1-8290 is available in either die form (1GC1-4021) or a 20-pin surface-mount QFN package (1GC1-8290). In addition to the features listed above the component offers differential I/O, dual-output power mode plus an input disable pin to eliminate any false triggers or self-oscillation condition.

## Absolute maximum ratings<sup>1</sup>

(@ TA = 25 °C, unless otherwise indicated)

Symbol	Parameters/conditions	Min	Max	Units
V <sub>cc</sub>	Bias supply voltage		+7	Volts
$V_{EE}$	Bias supply voltage	-7		Volts
$V_{\rm CC} - V_{\rm EE}$	Bias supply delta	0	+7	Volts
V <sub>A1,A2,A3</sub>	Modulus select voltage	V <sub>Logic</sub> -2	V <sub>cc</sub>	Volts
V <sub>Disable</sub>	Pre-amp disable voltage	V <sub>EE</sub>	V <sub>cc</sub>	Volts
V <sub>Logic</sub>	Logic threshold voltage	V <sub>cc</sub> -1.5	V <sub>cc</sub> -1.2	Volts
P <sub>in(CW)</sub>	CW RF input power		+10	dBm
$V_{RFin}$	DC input voltage (@ RF <sub>in</sub> or RF <sub>in</sub> ports)		V <sub>cc</sub> ±0.5	Volts
T <sub>op</sub> [2]	Pkg heatsink operating temp.	-40	+85	°C
T <sub>st</sub>	Storage temperature	-65	+165	°C
T <sub>max</sub>	Maximum solder reflow temp. (Max. 3 cycles @ 30 sec/cycle)		260	°C

<sup>1.</sup> Operation in excess of any parameter limit (except T<sub>nn</sub>) may cause permanent damage to the device.



- Package type: Quad flat no pins (SMT QFN)
- Package dimensions: 4.0 x 4.0 mm (0.157 x 0.157 in)
- Package thickness:  $0.90 \pm 0.10 \text{ mm} (0.035 \pm 0.0039 \text{ in})$
- Pin pitch: 0.5 mm (0.0197 in)
- Pin width: 0.2 mm (0.009 in)

MTTF >1X10<sup>6</sup> hours @ T<sub>op</sub> ≤ 85 °C. Operation in excess of maximum package pin operating temperature (T<sub>op</sub>) will degrade MTTF.

## DC specifications/physical properties

 $(T_A = 25 \text{ °C}, V_{CC} - V_{EE} = 5.0 \text{ volts, unless otherwise listed})$ 

Symbol	Parameters/conditions	Min	Тур	Max	Units
$V_{\rm CC} - V_{\rm EE}$	Operating bias supply difference <sup>1</sup>	4.5	5.0	6.5	Volts
or	Bias supply current (HIGH output power configuration <sup>2</sup> : VP <sub>wrSel</sub> = V <sub>EE</sub> )	100	118	136	mA
I <sub>CC</sub>   or  I <sub>EE</sub>	Bias supply current (LOW output power configuration: VP <sub>wrSel</sub> = open)	83	96	110	mA
$V_{RFin(q)} \ V_{RFout(q)}$	Quiescent DC voltage appearing at all RF ports		V <sub>cc</sub>		Volts
V <sub>Logic</sub>	Nominal ECL logic level (On-chip, self-biased ECL-threshold voltage)	V <sub>cc</sub> - 1.40	V <sub>cc</sub> -1.34	V <sub>cc</sub> -1.25	Volts

<sup>1.</sup> Prescaler will operate over full specified supply voltage range.  $V_{CC}$  or  $V_{EE}$  not to exceed limits specified in Absolute maximum ratings section. 2. High output power configuration:  $P_{out}[V_{out}] = +6.0 \text{ dBm } [1.0V_{p-p}]$ , Low output power configuration:  $P_{out}[V_{out}] = 0.0 \text{ dBm } [0.5 V_{p-p}]$ .

## RF specifications

 $(T_A = 25 \, ^{\circ}\text{C}, \, Z_0 = + \, 50 \, \Omega, \, V_{\text{CC}} - V_{\text{EE}} = 5.0 \, \text{volts})$ 

Symbol	Parameters/conditions	Min	Тур	Max	Units
N <sub>Ratio</sub>	Divide modulus, N: $f_{\text{out}} = f_{\text{in}}/N$ , pass-through: N=1		1,2,4,8, or 16		
ſ	Maximum input frequency of operation <sup>1</sup> $(P_{in} = -5 \text{ dBm, modulus} = 1)$	6	8		GHz
$f_{\sf in(max)}$	Maximum input frequency of operation $(P_{in} = -5 \text{ dBm}, \text{modulus} = \ge 2)$	12	16		GHz
$f_{ m in(min)}$	Minimum input frequency of operation <sup>2</sup> $(P_{in} = -1 \text{ dBm})$		0.1	0.3	GHz
$f_{ m Self-Osc.}$	Output self-oscillation frequency <sup>3</sup>		13.6 / N		GHz
	@ DC, (square-wave input)	-20	-25 to > +10	+10	dBm
$P_{in}$	$@f_{in} = 500 \text{ MHz, (sine-wave input)}$	-18	-28 to > +10	+10	dBm
	$f_{\rm in}$ = 1 to 4 GHz	-18	-25 to > +10	+10	dBm
	$f_{\rm in}$ = 4 to 6 GHz	-11	-20 to > +10	+9	dBm
	$f_{\rm in}$ = 6 to 10 GHz	-9	–15 to +10	+6	dBm
	$f_{\rm in}$ = 10 to 12 GHz	-7	-10 to +5	+1	dBm
RL	Small-signal input/output return loss (@ $f_{\rm in}$ < 12 GHz)		12		dB
S <sub>12</sub>	Small-signal reverse isolation (@ $f_{\rm in}$ < 12 GHz)		25		dB
$\phi_{\scriptscriptstyle N}$	SSB phase noise (@ $P_{in}$ = +10 dBm, 100 kHz Offset from a $f_{in}$ = 10.2 GHz carrier, N = 2)		-153		dBc/Hz
Jitter	Input signal time variation @ zero-crossing $(f_{in} = 10 \text{ GHz}, P_{in} = -10 \text{ dB})$		1		pS
$T_r$ or $T_f$	Edge speed (10 to 90% rise/fall time)		70		pS

<sup>1.</sup> For output amplitudes with less than 3 dB roll-off from 1 GHz output power values.

For sine-wave input signal. Prescaler will operate down to DC for square-wave input signal. Minimum divide frequency limited by input slew-rate.

N = Divide modulus. Prescaler may exhibit this output signal under bias in the absence of an RF input signal. This condition may be eliminated by use of the Pre-amp Disable ( $V_{Disable}$ ) feature, or the differential Input de-biasing techniques.

# RF specifications (continued)

 $(T_A = 25 \, ^{\circ}\text{C}, \, Z0 = + \, 50 \, \Omega, \, V_{\text{CC}} - V_{\text{EE}} = 5.0 \, \text{volts})$ 

## High output power operating mode<sup>1</sup>

Symbol	Parameters/conditions	Min	Тур	Max	Units
	$@f_{ m out}$ < 1 GHz	4.0	6.0		dBm
$P_{out}$	$\odot f_{\text{out}} = 3 \text{ GHz}$	3.0	5.5		dBm
	$@f_{\text{out}} = 6 \text{ GHz}$	1.0	4.0		dBm
1\/ 1	$@f_{ m out}$ < 1 GHz		0.99		Volts
$ V_{out(p-p)} $	$@f_{\text{out}} = 3 \text{ GHz}$		0.94		Volts
	$@f_{\text{out}} = 6 \text{ GHz}$		0.79		Volts
D	Output frequency power level appearing at RF $_{\rm in}$ or $\overline{\rm RF}_{\rm in}$ ports. (@ $f_{\rm in}$ 12 GHz, N>1, unused RF $_{\rm out}$ unterminated)		-28		dBm
P <sub>Spitback</sub>	Power level of output signal appearing at RF <sub>in</sub> or $\overline{\text{RF}}_{\text{in}}$ ports. (@ $f_{\text{in}}$ 12 GHz, N>1, unused RF <sub>out</sub> terminated into 50 $\Omega$ )		-40		dBm
P <sub>feedthru</sub> .	Power level of input signal appearing at RF <sub>out</sub> or $\overline{\text{RF}}_{\text{out}}$ (@ $f_{\text{in}}$ = 12 GHz, P <sub>in</sub> = 0 dBm, referred to Pin( $f_{\text{in}}$ ), N>1)		25		dBc
H <sub>2</sub>	Second harmonic distortion output level $(@f_{out} = 3.0 \text{ GHz}, \text{ referred to P}_{out}(f_{out}))$		22		dBc
		Lov	output pow	er operating	mode <sup>2</sup>
	$@f_{ m out}$ < 1 GHz		-2.0	0.0	dBm
$P_{out}$	$@f_{\text{out}} = 3 \text{ GHz}$		-3.0	-0.5	dBm
	$@f_{\text{out}} = 6 \text{ GHz}$		-5.0	-2.0	dBm
	$@f_{\text{out}}$ < 1 GHz			0.5	Volts
$\left V_{out(p-p)}\right $	$@f_{\text{out}} = 3 \text{ GHz}$			0.47	Volts
	$@f_{\text{out}} = 6 \text{ GHz}$			0.39	Volts
D	Output frequency power level appearing at RF $_{\rm in}$ or $\overline{\rm RF}_{\rm in}$ ports. (@ $f_{\rm in}$ 12 GHz, N>1, unused RF $_{\rm out}$ unterminated)			-34	dBm
P <sub>Spitback</sub>	Power level of output signal appearing at RF <sub>in</sub> or $\overline{RF}_{in}$ ports. (@ $f_{in}$ 12 GHz, N>1, unused RF <sub>out</sub> terminated into 50 $\Omega$ )			-47	dBm
P <sub>feedthru</sub>	Power level of input signal appearing at RF <sub>out</sub> or $\overline{RF}_{out}$ (@ $f_{in} = 12$ GHz, $P_{in} = 0$ dBm, referred to $P_{in}(f_{in})$ , N>1)			25	dBc
H <sub>2</sub>	Second harmonic distortion output level (@ $f_{out} = 3.0 \text{ GHz}$ , referred to $P_{out}(f_{out})$ )			22	dBc

 $<sup>\</sup>begin{array}{ll} 1. & \mathsf{V}_{\mathsf{PwrSe}} \mathsf{l} \mathtt{=} \mathsf{V}_{\mathsf{EE}} \, . \\ 2. & \mathsf{V}_{\mathsf{PwrSel}} \mathtt{=} \mathsf{open} \; \mathsf{circuit}. \end{array}$ 




Figure 1. 1GC1-8290 Simplified schematic See figure 6 for 1GC1-8290 pin connections

# **Applications**

The 1GC1-8290 is designed for use in high frequency communications, microwave instrumentation and EW radar systems where low phase noise PLL control circuitry or broadband frequency translation is required.

# Operation

The package is designed to operate when driven with either a single-ended or differential sinusoidal input signal over a 100 MHz to 12 GHz bandwidth. Below 300 MHz the prescaler input is "slew-rate" limited requiring fast rising and falling edge speeds to properly divide. The device will operate at frequencies down to DC when driven with a square-wave as long as the slew rate is greater than 0.18 V/nS or 10% to 90% edge speeds of  $\sim$  3 nS. AC coupling at the RFin pin is recommended for most applications.

The package can be operated from either a single positive or single negative supply. For positive supply operation VCC is nominally biased at any voltage in the +4.5 to +6.5 volt range with  $V_{\rm EE}$  (or  $V_{\rm EE}$  &  $V_{\rm PwrSel}$ ) grounded. For negative bias operation,  $V_{\rm CC}$  is typically grounded and a negative voltage between – 4.5 to –6.5 volts is applied to  $V_{\rm EE}$  (or  $V_{\rm EE}$  &  $V_{\rm PwrSel}$ ). The package will operate in pass– through mode (with unity divide modulus) or at any of four different divide ratios including 2, 4, 8, or 16 according to following table:

## Modulus select truth table

1GC1-8290	Select lines <sup>1</sup>			
Divide modulus	$\mathbf{A}_{_{1}}$	$\mathbf{A}_{2}$	$A_3$	
÷ 1	L	L	L	
÷ 2	L	L	Н	
÷ 4	L	Н	L	
÷ 8	L	Н	Н	
÷ 16	Н	Χ	Χ	

<sup>1.</sup> See Table Below.

## Valid input logic threshold values (ECL-compatible)1

 $(T_{\Delta} = 25 \, ^{\circ}C)$ 

Function	Symbol	Conditions	Valid input control levels and resulting current values (mA)
	$V_{\tiny Disble(High)}[Disable]$		$(V_{Logic} + 0.25)$ through $V_{CC}$
Input	V <sub>Disable(Low)</sub> [Enable]		V <sub>EE</sub> through (V <sub>Logic</sub> – 0.25)
disable	Disable	$V_D > V_{EE} + 3$	$(V_{Disable} - V_{EE} - 3) / 5000$
		$V_D < V_{EE} + 3$	0
	Vselect (A1, A2, A3) (high-state)		$(V_{Logic} + 0.25)$ through $V_{CC}$
Modulus select	Vselect (A1, A2, A3) (low-state)		(V <sub>Logic</sub> –2.0) through (V <sub>Logic</sub> 0.25)
	Iselect (A1, A2, A3) (high & low-state)		(Vselect <sub>A1,A2,A3</sub> -V <sub>EE</sub> - 3) / 5000

<sup>1.</sup> See DC specifications table for self-biased  $V_{\text{Logic}}$  operating values.

See Figure 6 for package pinouts and bias/RF connection locations.

# Several features are designed onto this prescaler

## Dual-output power feature

Bonding both  $V_{\rm EE}$  and  $VP_{\rm wrSel}$  pins to either ground (positive bias mode) or the negative supply (negative bias mode), will deliver  $\sim\!6.0$  dBm [1.0  $V_{\rm p-p}$ ] at the RF output port while drawing  $\sim\!118$  mA supply current. Eliminating the  $V_{\rm pwrSel}$  connection results in reduced output power and voltage swing, 0.0 dBm [0.5  $V_{\rm p-p}$ ] but at a reduced current draw of  $\sim\!96$  mA resulting in less overall power dissipation.

Note:  $V_{EE}$  must always be bonded and  $V_{PwrSel}$  must never be biased to any potential other than  $V_{FF}$  or open-circuited.)

## V<sub>Logic</sub> ECL pin

Under normal conditions no connection or external bias is required to this pin and it is self-biased to the on-chip ECL logic threshold voltage ( $V_{\rm cc}$ -1.34 V). The user can provide an external bias to this pin (1.5 to 1.2 volts less than  $V_{\rm cc}$ ) to force the prescaler to operate at a system generated logic threshold voltage.

## Input disable feature

By applying an external bias to this pin (more positive than V CC –1.34 V), the input preamplifier stage is locked preventing false trigger frequency division and self-oscillation frequency

## Input DC offset

Another method used to prevent false triggers or self-oscillation conditions is to apply a 20 to 100 mV DC offset voltage between the RFin and RFin ports. This prevents noise or spurious low level signals from triggering the divider.

## Assembly techniques

Figures 4 and 5 show the package assembly diagram for single–ended or differential I/O operation through 12 GHz. For positive supply operation,  $V_{\rm CC}$  is typically biased to a positive voltage between +4.5 and +6.5 volts and  $V_{\rm EE}$  is grounded. For negative supply operation,  $V_{\rm EE}$  is typically biased between -4.5 to -6.5 volts and  $V_{\rm CC}$  is grounded. In either case the supply contact to the package bias pin must be capacitively bypassed (0.01  $\mu$ F, recommended) to provide good bias stability, input sensitivity and low input power feedthrough. The bypass capacitor should be located as close as possible to the package pin.

Since the voltage applied to the modulus select lines must not be less than  $V_{Logic}$  -2.0 volts, 2 K $\Omega$  resistors are generally added between the select line controls and the  $V_{FF}$  supply rail.

In general, AC coupling capacitors are recommended on the  $RF_{in}$  and  $RF_{out}$  connections to the package. For positive supply operation,  $V_{CC}$  is positively biased resulting in a positive DC voltage appearing at  $RF_{in}$  or  $RF_{out}$ . In this case a AC coupling cap is required.

Due to on-chip 50  $\Omega$  matching resistors at all four RF ports, no external termination is required. However, improved input sensitivity and reverse "Spitback" performance (~12 dB) can be achieved by a) terminating the unused RF<sub>out</sub> port to V<sub>CC</sub> through 50  $\Omega$ , or b) through 50  $\Omega$  to ground via an AC coupling capacitor for positive supply operation or c) through 50  $\Omega$  directly to ground for negative supply operation.

For singulated package dimensions of the 4 mm x 4 mm QFN package, refer to Figure 6.

The QFN SMT package is compatible with industry standard solder-reflow attach processes.

# Moisture Compatibility

Injection mold components like the 1GC1-8290 are moisture-sensitive. The product is tested to the Moisture and Reflow Sensitivity Level 3 as per IPC/Jedec J-STD-020 and must be mounted within 168 hours of opening the shipping container. Store and handle parts for reflow and for rework per IPC/Jedec J-STD-033B.




Figure 2. 1GC1-4251 moisture sensitivity label

# Tape and Reel

The 1GC1-8290 is available in tape and reel format to facilitate automatic pick and place manufacturing. Figure 5 shows the tape dimension for the 1GC1-8290 packaged solution.

# ESD and Handling Precautions

GaAs MMICs in either chip or SMT packages are ESD sensitive. ESD preventive measures must be employed in all aspects of storage, handling, and assembly. MMIC ESD precautions, handling considerations, die attach and bonding methods are critical factors in successful GaAs MMIC performance and reliability.

Keysight Technologies, Inc., GaAs MMIC ESD, Die Attach and Bonding Guidelines - Application Note (5991-3484EN) provides basic information on these subjects.



Figure 3. Tape and reel label

## Positive supply

Negative supply




Figure 4. 1GC1-8290 assembly diagram: single-supply, positive-bias configuration

# ~ 0.01 μf Monoblock SMT AC coupling capacitor (4 places - optional) RFin VLogic Multi-layer, VIPPO\*, RF and DC ground VIAs) RFout RFout

Figure 5. 1GC1-8290 assembly diagram: single-supply, negative-bias configuration

~0.01 mf Monoblock SMT Bypass capacitor

# OPTIONAL V<sub>PwrSel</sub> pin connection

w/pin connected to GND: HIGH P\_out assembly (6.0 dBm [1.0 V\_p\_p] @ I\_cc = 118 mA)

w/pin NOT connected to GND: LOW  $P_{out}$  assembly (0.0 dBm [0.5  $V_{not}$ ] @  $I_{cc}$  = 96 mA)

#### Notes

- Supply bypass capacitors should be positioned as close as possible to the package supply pin.
- V<sub>EE</sub> MUST be grounded (positive supply configuration) or biased to a negative supply (negative supply operation.) V<sub>PwrSel</sub> connections are optional depending on the output power and supply current requirements of the application.
- The package backside grounding pad MUST be soldered to a good RF ground trace and thermal heatsinking area on the PC board to achieve optimum forward and reverse isolation. The package backside grounding pad is NOT DC connected to the device DC ground.
- 4. For single-ended output operation the unused RFout or RFout Pin should be terminated in  $50~\Omega$  to  $V_{\rm CC}$  or to ground through an AC coupling capacitor (positive supply operation) or to ground (negative supply operation) to achieve optimum input sensitivity and reverse "Spitback" performance.
- 5. PCB ground paddle should incorporate multi-layer, "Via In Pad Platted Over (VIPPO)\* RF and DC grounding vias.


## OPTIONAL V<sub>PwrSel</sub> pin connection


w/pin connected to V  $_{\rm EE}$  : HIGH P  $_{\rm out}$  assembly (+6.0 dBm [1.0 V  $_{\rm p-p}$  ] @ I  $_{\rm EE}$  = -118 mA)

w/pin NOT connected to V  $_{\rm EE}$ : LOW P  $_{\rm out}$  assembly (0.0 dBm [0.5 V  $_{\rm p-p}$ ] @ I  $_{\rm EE}$  = 96 mA)

 $V_{FF}$  (-4.5 to -6.5 volts)

0.0 Ω SMT Resistor





- Permanently mark 4x4 part number without leading '1G' and '42,' and date code (Example: 'C145' for 1GC1-4245 year, work week)
- 2 Side of lead is not plated (bare copper alloy) max burr 0.05 mm
- 1 Lead plating per assembly drawing

Notes: (Unless otherwise specified)

Topside label:

nnXX-nnXX = Keysight 4x4 part number YYWW = Year - Work Week

Figure 6. 1GC1-8290 package dimensions




Figure 7. 1GC1-8290 tape and reel configuration

# Supplemental Data




Figure 8. Input sensitivity window




Figure 9. Supply current &  $V_{\text{Logic}}$  vs. supply voltage




Figure 10. Output voltage waveform (Low Pout mode)




Figure 11. Output power vs. output frequency,  $f_{\text{out}}$  (GHz)




Figure 12. Phase noise performance




Figure 13. "Spitback" power  $P(f_{ou})$  appearing at RF input port

# Supplemental Data




Figure 14. Typical divide-by-2 input sensitivity window (over temperature)




Figure 16. Typical divide-by-16 input sensitivity window (over temperature)




Figure 18. typical pass-through input sensitivity window (over temperature)




Figure 15. Typical divide-by-2 output power vs. output frequency (over Temperature)




Figure 17. Typical divide-by-16 output power vs. output frequency (over temperature)




Figure 19. Typical pass-through output power vs. output frequency (over temperature)

## Evolving

Our unique combination of hardware, software, support, and people can help you reach your next breakthrough. We are unlocking the future of technology.







From Hewlett-Packard to Agilent to Keysight

## myKeysight

#### myKeysight

#### www.keysight.com/find/mykeysight

A personalized view into the information most relevant to you.

KEYSIGHT SERVICES Accelerate Technology Adoption. Lower costs.

#### **Keysight Services**

#### www.keysight.com/find/service

Keysight Services can help from acquisition to renewal across your instrument's lifecycle. Our comprehensive service offerings—one-stop calibration, repair, asset management, technology refresh, consulting, training and more—helps you improve product quality and lower costs.

#### Keysight Channel Partners

### www.keysight.com/find/channelpartners

Get the best of both worlds: Keysight's measurement expertise and product breadth, combined with channel partner convenience.

This data sheet contains a variety of typical and guaranteed performance data. The information supplied should not be interpreted as a complete list of circuit specifications. Customers considering the use of this, or other Keysight Technologies GaAs ICs, for their design should obtain the current production specifications from Keysight. In this data sheet the term typical refers to the 50th percentile performance. For additional information contact Keysight at MMIC\_Helpline@keysight.com.

The product described in this data sheet is RoHS Compliant and RoHS Process Compatible with a maximum temperature of 260 °C and a maximum of 3 temperature cycles.

www.keysight.com/find/mmic

For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

#### **Americas**

Canada	(877) 894 4414
Brazil	55 11 3351 7010
Mexico	001 800 254 2440
United States	(800) 829 4444

#### Asia Pacific

Australia	1 800 629 485
China	800 810 0189
Hong Kong	800 938 693
India	1 800 11 2626
Japan	0120 (421) 345
Korea	080 769 0800
Malaysia	1 800 888 848
Singapore	1 800 375 8100
Taiwan	0800 047 866
Other AP Countries	(65) 6375 8100

#### Europe & Middle East

Austria	0800 001122
Belgium	0800 58580
Finland	0800 523252
France	0805 980333
Germany	0800 6270999
Ireland	1800 832700
Israel	1 809 343051
Italy	800 599100
Luxembourg	+32 800 58580
Netherlands	0800 0233200
Russia	8800 5009286
Spain	800 000154
Sweden	0200 882255
Switzerland	0800 805353
	Opt. 1 (DE)
	Opt. 2 (FR)

For other unlisted countries: www.keysight.com/find/contactus (BP-06-08-16)

Opt. 3 (IT)

0800 0260637



United Kingdom

www.keysight.com/go/quality Keysight Technologies, Inc. DEKRA Certified ISO 9001:2015 Quality Management System

